voltage ripples in the FCs, even in converters with a large number of levels.
Phase-shifted pulse-width modulation (PS-PWM) is a common technique applied to FC converters. PS-PWM provides natural capacitor voltage balance, but the quality of line-to-line voltages is not the best. On the other hand, phase-disposition PWM (PD-PWM) produces better line-to-line voltages than PS-PWM, but it cannot be applied straightforward to the FC converter. Some solutions are based on modifying the shapes of the carriers to produce PD-PWM [7] , [8] . However, each cell requires different carriers, which complicates its practical implementation, especially for FC converters with a large number of levels. The technique was simplified in [9] , and the number of carriers was reduced from (n − 1) 2 to (n − 1), which is the standard number of carriers used in PD-PWM. The main drawback is that it requires a lot of digital signal power processing.
The property of natural capacitor voltage balance in FC converters can be boosted by the addition of RLC filters connected to the output of the converter [10] [11] [12] . Closed-loop voltage balancing methods have also been reported in the technical literature [13] [14] [15] [16] [17] [18] [19] .
This letter proposes a new implementation of PD-PWM for the FC converter. Unlike in [7] [8] [9] [10] , the proposed PD-PWM implementation uses a single triangular carrier for the modulation. Tables or masks containing digital information are used to process the PWM pulses. It is very simple to apply and can be easily programmed in a digital processor requiring only a single PWM unit. The technique can be extended to FC converters with any number of levels.
The letter is organized as follows. Section II describes the operating principle of a FC converter and the PD-PWM technique. Section III introduces the proposed PD-PWM implementation. Section IV presents simulation and experimental results obtained from a three-phase five-level FC converter. Finally, the conclusion is summarized in Section V.
II. FC CONVERTER AND PD-PWM
A. Fundamentals values of the FCs, C x1 , C x2 ,..., and C xn−2 , should be maintained at V dc /(n − 1), 2V dc /(n − 1),..., and (n − 2)V dc /(n − 1), respectively, where V dc is the dc-bus voltage. Consequently, the voltage across each switch is only 1/(n − 1) of the dcbus voltage. Each converter phase-leg can generate n − 1 output voltage levels, i.e., 0, V dc /(n − 1), 2V dc /(n − 1),..., (n − 2)/(n − 1)V dc , and V dc , with respect to the dc negative rail "0."
B. PD-PWM
In standard PD-PWM, n−1 carriers of the same amplitude, frequency, and phase are arranged in a level shifted manner that occupy the linear modulation range. The reference signal is compared with the carriers to define the voltage levels that have to be generated at the output. This technique is spectrally superior to other carrier layouts because it produces large harmonic concentration at some specific frequencies that cancel in the line-to-line voltages; hence, reducing their total harmonic distortion [10] , [20] . However, when PD-PWM is applied to the FC converter, and each carrier should not be associated with a specific cell, otherwise capacitor voltage balance cannot be achieved. This is because the reference signal crosses a single carrier at any sampling period and hence only the cell associated with that carrier will switch. As a consequence, the FC voltages will keep on increasing or decreasing depending on the direction of the output current i x ; thus, deviating from their reference values.
In PS-PWM, natural capacitor voltage balance is achieved when the consecutive carriers are phase shifted by 2π/(n − 1). Based on this idea, a carrier rotation technique was proposed using PD-PWM [7] , [8] . This rotation implies that each specific carrier defines switching transitions to different converter cells. A similar rotation effect is achieved by reshaping the carriers. Fig. 2 shows the carriers arrangement for a five-level FC converter. Different sets of carriers are required to achieve natural capacitor voltage balance. As it can be deduced from Fig. 2 , this implementation of PD-PWM is complex, especially for converters with a high number of levels.
III. PROPOSED PD-PWM IMPLEMENTATION
The PD-PWM method proposed in [7] , [8] requires (n − 1) 2 carriers with different shapes and phase dispositions. Its implementation is complex and unpractical, especially for FC converters with a high number of levels. The proposed PD-PWM implementation is based on the same concept but it is radically simplified because a single triangular carrier is used instead. To achieve this, the reference signal v xref needs to be level shifted and rescaled. The band where the reference signal is located [see Fig. 2(b) ] needs to be determined in order to know the adjustments required. The modified reference signal is compared with the triangular carrier (only one carrier). Lookup tables and some digital processing are needed to define the states of all the switches, including those that have to switch during a particular sampling period.
The value that has to be added to the reference signal v offsetx depends on the band b x within it is located (b x = {1, 2, . . . , n − 1}). In the general case of an n-level FC converter,
When this offset is added to the reference signal, the operating range is within the interval [0, 2/(n − 1)]. In order to normalize this range into [0, 1], the signal needs to be multiplied by (n − 1)/2, as follows: Fig. 3(a) shows an example of reference signal with the corresponding bands in the case of a five-level FC converter. From (1) and (2) considering n = 5, reshaping the reference signal is done using the following equation:
Modulation is performed by comparing the rescaled reference signal with the triangular carrier [see Fig. 3(b) ] producing the so-called raw PWM. The raw PWM needs to be processed to define the state of each FC converter cell. Digital processing is performed using masks that are allocated in look-up tables. The amount of intervals considered in the masks depends on the number of levels of the FC converter by the relationship 2(n − 1). Therefore, in this example where n = 5, the number of intervals is eight. The masks are designed to decide whether the control signal of a converter cell is "1," "0" or a transition "1"-"0" or "0"-"1" defined by the raw PWM. The masks are obtained from the information provided in Fig. 2 [7] , [8] . Fig. 4(a) shows an example for Band 3. In this example, the output signal that defines the state of Cell 1 (s x1 ) is "0" during the intervals 2 and 3, and "1" during the intervals 5-8. In the Interval 1, there is a transition "1"-"0," and in the Interval 4, the transition is in the opposite direction, i.e., "0"-"1." Such transitions are defined by the crossing of the reference signal with the triangular carrier, i.e., by the raw PWM. Fig. 4 shows a possible implementation for the digital processing. The information included in the masks is designed according to this digital implementation. Coming back to the example in Fig. 3 , when the counter indicates intervals 1 or 4, the raw PWM should be applied to Cell 1. To achieve this, the information provided by the Mask A is "1" (Mask A1 signal) and it leads the raw PWM to the output of the AND gate associated with Cell 1 [see Fig. 4(b) ]. During those intervals, the Mask B should provide a "0" (Mask B1 signal) to let the raw PWM reach the output s x1 through the OR gate. When the counter indicates intervals 2 or 3, the Mask A1 signal is "0," imposing the output of the AND gate to be "0" and, therefore, preventing Proposed one 1 Triangular Low [7] , [8] , [10] (n − 1) 2 Trapezoidal High [9] n − 1 Triangular Medium the raw PWM to go to the next stage. The final output for Cell 1 is defined by the state of mask B (signal Mask B1), which is "0" in this case. Similarly, the output s x1 is imposed to be "1" by the signal Mask B1 during the intervals 5-8. Using this simple two-signal masks, the state of each cell is defined. Fig. 5 shows the block diagram for the proposed implementation. Table I shows the masks for all the cells and bands in the case of a five-level FC converter. The generation of the masking codes is done offline and, given a specific n-level FC converter, the masks are always the same. The mask pointer needs to be synchronized with the carrier signal and it increases whenever the slope of the carrier changes. The number of the interval is odd/even when the carrier signal has a positive/negative slope, respectively. Table II shows the comparison of the proposed PD-PWM implementation with the methods presented in [7] [8] [9] [10] .
IV. SIMULATIONS AND EXPERIMENTAL RESULTS
Simulations and Experimental tests are performed on a lowpower grid-connected five-level FC converter. The proposed PD-PWM implementation has been programmed in a DSPACE 1006 controller with integrated DS 5203 FPGA board. The parameters of the converter are given in Table III . The performance of the proposed PD-PWM implementation is tested under a closed-loop operation on a grid-connected FC converter, as shown in Fig. 6 . An RLC voltage balancing booster is connected to the converter output [7] [8] [9] . The dc-bus voltage is provided by dc voltage source with V dc = 110 V. Traditional decoupled i d -i q current control loops are used for the grid connection [21] . The FCs are charged using the precharging method proposed in [22] . The line-to-line voltage v ab , dc-bus voltage v dc , and FC voltages (v C a 1 , v C a 2 , and v C a 3 ) are shown in Fig. 6(a) . The converter maintains the FC voltages at the reference values (V * C 1 = 27.5 V, V * C 2 = 55 V, V * C 3 = 82.5 V). At t = 50 ms, the reference current changes from i * d = 3 A to i * d = 5 A. As it can be observed, the proposed PD-PWM implementation performs well under closed-loop operation and the voltages in the FCs remain unaffected during this transient. Fig. 6(b) shows similar results obtained experimentally from the laboratory prototype.
V. CONCLUSION
In this letter, a new implementation of PD-PWM for a FC converter using just a single carrier has been presented. The modulation signals have been properly level shifted and rescaled to operate in the range of a single triangular carrier. The PWM pulses have been digitally processed to achieve the same effect as in the case of other complex implementations based on using several trapezoidal carriers. The proposed PD-PWM implementation has been presented in a general way so that it could be applied to FC converters with any number of levels. It is easy to apply and very suitable to be processed in a digital processor. In this letter, the proposed PD-PWM implementation has been tested on a five-level FC converter together with an RLC voltage balancing booster and it has shown excellent results.
